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Petri nets are becoming increasinglyattractive as a formal model for hard-ware system design. The graphical
nature of the Petri net notation makes it more
attractive to circuit designers than algebraic
notations, which are much less intuitive.
The mathematically well-founded Petri
nets are useful in exposing potential hazards
in circuits. Designers can use them as a mod-
eling language to perform formal synthesis
and high-level analysis of complex proces-
sor designs and signal processing chips.
They can translate the Petri nets to VHDL,
and vice versa for subsets of VHDL, making
it possible to integrate Petri net tools into
existing design environments.
Many researchers have proposed exten-
sions to the Petri net notation for the accu-
rate modeling of circuit properties such as
timing information. Because the event-dri-
ven nature of Petri nets mirrors the event-
driven nature of asynchronous circuits,
many asynchronous circuit designers use
Petri nets and their closely related notation,
the signal transition graph.1
Several design groups have completed
asynchronous processor designs. Among the
most recent are the Amulet1 from Manchester
University,2 an asynchronous microprocessor
from the California Institute of Technology in
Pasadena,3 the Mayfly microprocessor from
Hewlett-Packard Labs,4 and the TITAC from
Tokyo Institute of Technology.5
Each of these design groups used their
own notation during the design process. For
example, the microprocessor designed by
Alain Martin’s group at Caltech used a lan-
guage called Communicating Hardware
Processes. The group at HP Labs used alge-
braic models to verify the specifications and
implementations of finite-state machines for
the Mayfly distributed memory micro-
processor. On the other hand, the Amulet
group, led by Steve Furber, designed its first
microprocessor virtually without using for-
mal methods.
Attempts to model and analyze processors
formally occurred as early as 1970.6 In this
work, Dennis describes the modeling of the
CDC 6600 CPU using Petri nets. However,
this and later examples of such work aimed
at modeling existing (asynchronous) circuits,
rather than designing new circuits from their
initial specifications.
To our knowledge, the use of Petri nets
and their related formalisms in actual syn-
thesis of hardware has been scarce in the lit-
erature. The best known formal model, the
signal transition graph, typically supports the
synthesis of asynchronous interface circuits.
However, these graphs are low-level models
unsuitable for the synthesis of relatively large
circuits at a high level of abstraction.
While the analysis and synthesis of sepa-
rate modules is, of course, possible with
existing methods based on signal transition
graphs, the complete design of an entire
processor is a considerably more difficult
task. We feel that the best way to approach
large-circuit design with Petri nets would be
to begin with a relatively simple, yet suffi-
ciently generic, example. To undertake such
a study, we wanted to find a suitable syn-
chronous “prototype,” which would play the
same role for us as the synchronous ARM
(Advanced RISC Machine) did for the Amulet
group. We decided upon Holton’s7 simple
processor design, which demonstrates the
fundamentals of processor operation, is
clear, and is easy to understand. Then, we
organized our asynchronous processor using
the same operational modules and the same
instruction set as Holton’s processor.
Our design of a simple asynchronous
processor is scalable and can be developed
further into a fully operational version. Our
aim was not to develop a complete hard-
ware device, but to demonstrate design
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methods that use Petri nets and their modeling power. We
also wanted to show how Petri net analysis tools can assist
designers, so we point out particulars of circuit behavior
here. In addition, the processor can serve as an ideal test-
bed for analyzing different properties, such as timing.
Petri nets and their analysis
The following briefly introduces Petri net theory. For a
more comprehensive introduction, refer to Murata.8
Definitions. A marked Petri net is tuple N = (P, T, F, m0)
in which P and T are nonempty sets of places and transitions,
F is a flow relation that connects places to transitions and
transitions to places. That is, F ˝ (P · T ) ¨ (T · P ), and m0
is the initial marking. We represent a Petri net as a graph with
two types of nodes: Circles denote places, while bars or boxes
indicate transitions. Tokens (bold dots) depict net markings.
A transition is enabled under a given marking when every
input place contains at least one token. An enabled transi-
tion can fire, producing a new marking. The firing of a tran-
sition removes one token from each input place and adds
one token into each output place of the transition. The set
of markings of a net that can be reached from its initial mark-
ing by means of all possible firings of transitions is called
the net’s reachability set. A labeled net is a Petri net N along
with its labeling function L : T fi A, which labels each tran-
sition with an action name from alphabet A.
Properties. A Petri net is finite if sets P and T are finite.
It is said to be k-bounded if a number k exists such that at
any reachable marking the number of tokens in any place is
not greater than k. A 1-bounded Petri net is called safe. The
following properties are useful for checking the behavioral
correctness of nets specifying asynchronous circuits.
A reachable marking m at which no transition is enabled
is a deadlock. A Petri net is free of deadlocks if its reacha-
bility set includes no deadlocks. In a system that operates in
cycles, the presence of deadlocks is regarded as an error.
A transition t of a Petri net is live if, for any reachable mark-
ing m, there exists a marking m¢ reachable from m at which
this transition is enabled. A Petri net is live if every transi-
tion is live. This is often called a strong form of Petri net live-
ness, in which every operation can be activated at some state
when the system starts in any of its allowable states. This
form thus implies the cyclicity of all operations. A weaker
form of liveness requires only that a transition can be enabled
at least once in some reachable marking. A transition that is
not live usually indicates that some operation of the designed
system can never be performed.
A marked Petri net is persistent with respect to some tran-
sition t, if, for any reachable marking m in which t is enabled,
no other transition t ¢ can be fired and lead to a marking m¢
where t is no longer enabled. If a marking at which t ¢ can dis-
able t exists, then t and t ¢ are in dynamic conflict. Clearly, to
be in dynamic conflict, transitions t and t ¢ must share at least
one input place. This sharing is called a structural conflict.
A Petri net is persistent if it is persistent for all transitions.
Persistency as well as safety are closely related to hazard-
free operation of an asynchronous circuit.
There are two interpretations of circuit hazards in terms of
Petri net properties. For example, if one transition may be
disabled by another, a signal associated with this transition
may be stopped in the process of changing its value. Due to
indeterminate timing (any firing delay is assumed to be
unbounded but finite) of the signal change, this may pro-
duce a hazardous spike on the signal waveform. Similarly,
if a place is unsafe, two tokens in it may represent arrival of
two consecutive changes of one signal. These changes, one
being a rising and the other a falling edge, may arrive close
in time and thus cause a spike on an output of the gate asso-
ciated with the place.
Transitions t1 and t2 of a Petri net are concurrent if a mark-
ing m exists at which both transitions are enabled and may
be fired at the same time. These two transitions can also fire
in any order. Possible orderings of concurrent transitions are
called interleavings.
Analysis. There are several methods for analyzing Petri
net dynamic behavior. One builds a reachability set that rep-
resents all possible states of the system. Analysis using explic-
it representation of the reachability set is costly—the number
of reachable markings may grow exponentially with the
number of transitions in the Petri net.
Researchers have suggested several methods to overcome
the state space explosion. Among them are Petri net sym-
bolic traversal,9 stubborn set methods,10 and Petri net unfold-
ings.11 Petri net symbolic traversal uses implicit representation
of the reachability set in the form of binary decision dia-
grams. BDDs are canonical representations of Boolean func-
tions in graphical form. Petri net symbolic traversal efficiently
analyzes state-based properties such as freedom from dead-
lock. However, this method does not allow representation of
the relations between transitions.
Stubborn set methods use the fact that interleavings of
concurrent transitions lead to the same marking. These meth-
ods partially represent the reachability set. Although efficient
in finding deadlocks, they do not produce a complete rep-
resentation of the reachable state space, and checking for
properties other than deadlock freedom usually involves
exploring other states.
Petri net unfolding represents the full reachability graph
using partial orders that preserve relations between transition
occurrences. (A transition occurrence is a unique event asso-
ciated with a single act of firing the transition.) Since all
reachable markings are represented in the Petri net unfold-
ing, we can easily obtain the concurrency relation for two
transitions. While discussing the design steps in the next sec-
tion, we will refer to the analysis techniques we used in
checking the behavioral correctness of the microprocessor.
Unlike ordinary (untimed) Petri nets, where every transition
firing has no specified firing time or delay, a circuit transition
is usually associated with an action that takes a finite amount
of time. This amount is typically a physical delay associated
with a signal change. If two transitions are fired concurrently,
the overall time is the maximum of the transition firing times,
not their sum as in the case of sequential operation.
A more efficient design is one in which a certain major
module is decoupled from the rest of the circuit. In the fol-
lowing, we introduce a pipelined operation in the system as
an example of time efficiency. A Petri net description easily
captures such an operation.
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Synchronous implementation
Holton7 describes a simple 3-bit processor design. Figure
1 reproduces its architectural organization. This synchronous
design uses a common clock to synchronize data transfers
between processor modules. It consists of the major opera-
tional modules: instruction register (IR), instruction decoder
(ID), program counter (PC), general register (GR), accumu-
lator (Acc), arithmetic and logic unit (ALU), address decoder
(AD), and memory (Mem).
All modules connect to one shared bus through buffers. The
instruction decoder serves as a processor manager by config-
uring the processor for execution of the current instruction.
The processor’s operational cycle is divided into two
stages: instruction fetching and instruction execution. The
operational cycle always requires four clock cycles. In the
first stage, instruction fetching, the program counter is incre-
mented during the first clock period, and the new value of
the program counter is presented to memory. During the
second clock period, a word fetched from memory is latched
in the instruction register. The processor then enters the
instruction execution part of its operational cycle. During the
third clock period, the instruction is decoded, and the appro-
priate modules are connected to the bus. The fourth clock
period completes execution of the fetched instruction.
The instruction decoder determines which modules should
be connected to the bus. If an arithmetic instruction is
fetched, this decoder connects the ALU and the appropriate
registers. If the instruction loads one of the registers, the
instruction decoder connects the appropriate register and
memory to the bus and signals memory to produce the data
kept at the address decoded by the address decoder. A store
instruction causes the general register to be connected to the
bus together with the address decoder to load the address
into memory; then the accumulator and memory are con-
nected to write the data kept in the accumulator.
This simple example demonstrates some problems com-
mon to synchronous circuits. Each module is clocked at
every clock period. Thus, at every clock period, power need-
ed to drive the clock signal is wasted on those modules not
involved in executing the current step. The delay of the
longest execution cycle determines the clock period.
Therefore, the average speed of the processor is bounded
by the worst-case delay.
The clock signal requires careful routing on the chip to
ensure that the clock arrives in all modules at the same time.
This clock skew problem is increasingly becoming a major
issue in chip designs with high clock rates. Asynchronous
circuits do not have clocks, and thus avoid these problems.
By using Petri nets, we aim to ensure that the final design
is functionally correct.
An asynchronous version
We follow the top-down design methodology in which,
after deciding upon the top-level specification, we refine the
specification until we reach the implementable level.
Basic design. To obtain a comparable asynchronous ver-
sion of the processor, we use asynchronous equivalents of
the modules used in the synchronous version. The main
objective of the first design stage is to produce a labeled Petri
net that has transitions labeled only with actions of the cor-
responding modules. During the second stage, we transform
this high-level labeled Petri net into one that contains explic-
it transitions of control elements, and can therefore be trans-
lated into a circuit. We restrict ourselves to the instruction
set specified in Holton,7 which contains the following oper-
ations: load accumulator (LdAcc), load general register
(LdGR), arithmetic operation (Arth), and store. Note that
there is no jump instruction, which is one of the main rea-
sons for the relative simplicity of the processor design.
We start with the initial specification shown in Figure 2.
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This follows the most abstract specification of the proces-
sor’s operation: It alternates between the instruction fetch
and instruction execute modes. Thus, the initial specifica-
tion is simply a labeled Petri net with two transitions repre-
senting both modes.
Action refinement. We now refine these two transitions.
First, we change the instruction fetch transition into the PC
increment (denoted by PC) and fetch-a-word operations.
Fetch a word can be further decomposed into a pair of tran-
sitions, loading the memory address register (MAR) and
fetching a word from memory at the address specified by
MAR.
We assume that memory does not have output latching. It
accepts an address along with the accompanying request-for-
read signal, and produces an acknowledgment when the data
on its outputs is stable. Note that there is no requirement for
this signal to be generated as a completion signal; it can sim-
ply be implemented as a delay inside the memory module.
Memory uses another set of inputs for a write operation.
Whenever a write request arrives, the processor stores data
from the write bus at the location specified by MAR. This is
acknowledged on a separate wire. The MAR and memory
modules can therefore be activated in two modes: instruction
fetch and instruction execute. To avoid confusion and indi-
cate the mode in which they operate, we label the memory
module operation with an “r” for read and a “w” for write.
Instruction execute needs careful consideration. The instruc-
tion set has two types of instructions: one-word (1wd) and
two-word (2wd). When a module signals completion of a one-
word instruction, the processor may execute the next instruc-
tion. It is fetched from memory and written into the instruction
register using the address in the program counter. If a two-
word instruction (such as load accumulator) executes, the next
word fetched from memory contains data. Though the instruc-
tion word remains in the instruction register, the processor
sends an acknowledgment to memory so that the next word
appears. This word is then latched into the appropriate regis-
ter. Instruction execute is refined in Figure 2. At this stage, we
have only two transitions corresponding to both instruction
types.
When an instruction is latched in the instruction register,
the instruction decoder decodes and executes it. While the
instruction executes, the contents of the instruction register
must not change. The load accumulator instruction is refined
into LdAcc, representing the decoding of the instruction, and
Accdta, which represents the actual latching of the second
word in the register. Instruction Arth is decomposed into
ALU and Accres, which corresponds to the activation of the
ALU and latching of the result in the accumulator. Store is
refined into MARw, which loads MAR with an address at
which the data from the general register is to be stored, and
Memw, which represents storing of the data in memory.
Figure 3 shows these refinements.
Transitions labeled with Accdta and Accres correspond to
the accumulator being used in two modes: register loading
and arithmetic operation. Note that since there are several
transitions corresponding to one module operating in dif-
ferent modes, mutual exclusion of these transitions must be
guaranteed.
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Analysis and improvement. We now have a labeled
Petri net that contains only transitions labeled with actions
of modules. Verification of this labeled Petri net using the
characteristic segment of its unfolding shows that the labeled
Petri net is live, safe, and free of deadlocks. Reported non-
persistent transitions are those rep-
resenting a data-dependent choice
of the type of instruction in the
instruction decoder.
We now derive temporal relations
between the transitions of the
labeled Petri net. Table 1 shows
these relations for the first version of
the processor. Entries marked with ||
represent the fact that two transitions
are mutually concurrent. Blank
entries represent the mutual exclu-
sion relation between the transitions.
Analysis of these relations shows that
a program counter increment is con-
current to all transitions involved in
the execution of instructions.
The analysis also shows that latch-
ing data in all multiplexing registers
never overlaps with other opera-
tions. This labeled Petri net therefore
represents a behavior that can be
implemented as an asynchronous
circuit, and its functionality meets the
design specification. In contrast with
the synchronous version, the delay
in executing any particular instruc-
tion depends only on the actual
speed of the modules.
Analysis of the relations between
the transitions in this design shows
that the program counter increment
is the only operation concurrent with
the execution of the current instruc-
tion. However, any arithmetic instruc-
tion can be executed concurrently
with fetching the next word from
memory. The instruction does not
require data from memory. Once the
Arth instruction is latched in the
instruction register and decoded in
the instruction decoder, an acknowl-
edgment to proceed can be sent to
MAR. Completion of the instruction
is acknowledged to the instruction
register to allow Arth to complete.
This observation results in a different
labeled Petri net refinement, which
is shown in Figure 4.
Behavioral analysis of this labeled
Petri net shows that it holds the same
properties as the initial labeled Petri
net. Analysis of the relations between
transitions (Table 2) reveals that the
execution of an arithmetical operation, including writing to
the accumulator, may happen concurrently with loading MAR
with a new address and reading the next word from memo-
ry. This reduces the average execution time of a program
containing arithmetic operations.
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Table 1. Temporal relations between transitions (Tr.) for one labeled Petri
net, first processor version.
No. Tr. name 1 2 3 4 5 6 7 8 9 10 11
1 PC - || || || || || || || || ||
2 MARr -
3 Memr || -
4 MARw || -
5 Memw || -
6 IR || -
7 ID || -
8 ALU || -
9 Accres || -
10 Accdta || -
11 GR || -
Table 2. Temporal relations between transitions for processor version 2.
No. Tr. name 1 2 3 4 5 6 7 8 9 10 11
1 PC - || || || || || || || || ||
2 MARr - || ||
3 Memr || - || ||
4 MARw || -
5 Memw || -
6 IR || -
7 ID || -
8 ALU || || || -
9 Accres || || || -
10 Accdta || -
11 GR || -
IR
ALU
Store Arth
Accres
Memw
MARw
IR
ALU
Store Arth
Accres
Memw
MARw
Figure 4. Labeled Petri net refinement with decoupled ALU action.
.
Pipelining
Because the second processor
design has a low degree of concur-
rency, we need to decouple the mod-
ules further. For example, instruction
decoding, which may take a relative-
ly long time, could proceed concur-
rently with fetching the next word
from memory. We now elaborate on
the design to allow a higher degree
of concurrency between its modules.
The previous design could only
allow fetching after the result of
instruction decoding was known. If an
acknowledgment is sent to MAR to
enable the next fetch at an earlier
stage, say from the instruction regis-
ter, mutual exclusion between a pair
of requests to MAR cannot be guar-
anteed. Indeed, the next decoded
instruction may be store, which may
try to access MAR simultaneously with
the program counter’s increment loop.
We can resolve this problem by cre-
ating an additional place in the net
model, which will act as a semaphore
for the actions involving MAR.
Independent requests to MAR then
have to compete for one token in this
place, thus resolving the mutual exclu-
sion problem. Figure 5a illustrates this,
showing only the decoding of store
and Arth for the sake of simplicity.
Unfortunately, adding such a
dependency appears to be insuffi-
cient. If store has been decoded, and
its request loses competition for the
mutual-exclusion token to the request coming from the pro-
gram counter, the labeled Petri net will deadlock. The newly
fetched word will not be able to advance because it is wait-
ing for the instruction register to be cleared, and at the same
time the instruction register will be waiting for store to com-
plete. This corresponds to the marking in Figure 5a.
Now, we need an extra register to store the newly fetched
word and allow MAR to accept the request from store. Figure
5b shows the modified labeled Petri net model.
Yet, this modification is still insufficient for avoiding a dead-
lock. The processor will stall if the pipeline fills with prefetched
program counter values waiting to be decoded; however, a
store instruction occupies the instruction register. The request
from the program counter should only be allowed to bid for
access to MAR when there is room in the pipeline. This is
introduced in the form of an additional dependency constraint,
a place, shown as a dashed line in Figure 5b.
Analysis of this labeled Petri net shows that it is safe, live,
and deadlock-free. From an analysis of the temporal rela-
tions between the transitions, we conclude that instruction
decoding is now concurrent with fetching a new word from
memory (see the lists of relations in Tables 3 and 4, next
page). An additional benefit is that when a two-word instruc-
tion executes, the second word is fetched in parallel with
the instruction decoding. After decoding completes, the
appropriate register can start to latch the data earlier.
It is still possible to increase concurrency between the mod-
ules. Note that we introduce an additional latch, which decou-
ples the instruction and memory registers. Data latching into
the instruction register can also occur concurrently with the
fetching of new words from memory. Analysis of the labeled
Petri net in Figure 5c shows that this is true. We obtain an
even more concurrent implementation, which gives us the
fourth design version of the processor. See Table 4.
Performance estimation
The framework we’ve presented demonstrates techniques
for designing asynchronous circuits using Petri nets. Now
we can use the four versions of the processor design to
demonstrate how we analyze the performance of designs
expressed in the form of labeled Petri nets. The technique
analyzes design specification performance, that is, before
specifications are implemented in actual physical elements.
Since labeled Petri nets have transitions labeled with actions
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associated with the operational mod-
ules, we will only need the delays of
these modules to estimate the per-
formance of the whole design. As
the criterion for the performance, we
use the length of the program
counter firing circle.
Delay assumptions. As in
Holton,7 we assume that the proces-
sor has a 3-bit word length. (Add-
itional study can be done to examine
AMP performance with different
word lengths.) We get a reasonable
estimate of the delays associated
with asynchronous modules from
the data obtained from the Amulet
group. Table 5 lists these delays.
The delay associated with latching
data in a register (effectively, one
stage in a micropipeline) is 20 ns.
Most of this is used to convert the
two-phase control between the
pipeline stages into the four-phase
control of the latches.
The delay of the program counter
incrementor depends on the highest
changing bit n. In our example, the
incrementor can be modeled by eight
separate, mutually exclusive transi-
tions (one for each combination of 
3-bit values) with appropriate asso-
ciated delays. According to Amulet1
data, the ALU delay in any arithmetic
operation is 17 ns for carry chains of
less than 4 bits. Since in our case the word length is 3, we
can use this figure.
We chose the delay of the instruction decoder to be equal
to the corresponding figure of Amulet1. Of course, for our sim-
ple microprocessor this is a pessimistic assumption. However,
it allows us to illustrate how pipelining affects performance.
We estimated processor performance while executing a test
program (line 1 in Table 6). For simplicity, we assumed that
instructions LdAc, LdGR, Arth, and store execute in arbitrary
order and no other instructions are involved. On average, this
would correspond to Holton’s example program. We assumed
the processor would operate in cyclic mode, that is, after the
program counter reaches value 111, it resets to 000.
Performance analysis of design versions. To estimate
the performance, we used an existing tool for analysis of
timed and stochastic Petri nets—UltraSAN from the University
of Illinois at Urbana-Champaign.13 We also measured the
cycle times for different designs executing only one partic-
ular instruction (lines 2 to 4 in Table 6). Since LdAc and LdGR
are similar, we present only one measurement.
In the first design, only the program counter increment
could happen concurrently with any instruction’s execution.
The average delay of instruction execution is simply an aver-
age of the execution times of all instructions.
In version 2, with a decoupled ALU, arithmetic instruc-
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Table 4. Temporal relations between transitions for processor version 4.
No. Tr. name 1 2 3 4 5 6 7 8 9 10 11
1 PC - || || || || || || || || ||
2 MARr - || || || ||
3 Memr || - || || || ||
4 MARw || -
5 Memw || -
6 IR || || || - || ||
7 ID || || || -
8 ALU || || || || -
9 Accres || || || || -
10 Accdta || || || -
11 GR || || || -
Table 5. Average module execution times.
Operation module Time (ns)
PC 14+(n+1)
MAR 20
Mem 55
IR 20
ID 50
Acc 20
GR 20
ALU 17
Table 6. Performance of different 
processor versions (ns).
Measure Ver. 1 Ver. 2 Ver. 3 Ver. 4
PC cycle 141.8 137.6 112.4 109.0
LdAcc 240.6 240.6 200.3 200.0
Store 220.5 220.5 175.2 179.3
Arth 183.0 145.3 100.3 100.0
Table 3. Temporal relations between transitions for processor version 3.
No. Tr. name 1 2 3 4 5 6 7 8 9 10 11
1 PC - || || || || || || || || ||
2 MARr - || || ||
3 Memr || - || || ||
4 MARw || -
5 Memw || -
6 IR || - || ||
7 ID || || || -
8 ALU || || || || -
9 Accres || || || || -
10 Accdta || -
11 GR || -
.
tions can execute concurrently with
fetching the next word from memo-
ry. Observe the reduction of the
value in line 4 in Table 6 for the
mode when only arithmetic opera-
tions execute. This is the only value
affected by the change of order man-
ifested by version 2. The average
instruction execution time for a
processor with such a small word
size is only slightly changed, as the
table shows.
The remaining two versions are in
fact three- and four-stage micro-
pipelines with some extra feedback.
Introducing pipelining in version 3
allows concurrent data fetching from
the memory and instruction decod-
ing. Since instruction decoding is
included in the execution cycle of
each instruction, the average time
required for instruction execution is
reduced (see Table 6).
The last version has the instruction
register decoupled to enable its
latching to take place concurrently
with instruction fetching. As can be
observed, introducing an additional
register only slightly affects the program counter increment
cycle. This register allows decoupling of the instruction reg-
ister, but it also introduces extra latency in the execution of
store. Therefore, a new program counter value has more
chances to win arbitration and fill up the pipeline. In addi-
tion, a new register has little effect on register-loading instruc-
tions because in most cases the memory register latches
incoming data before the instruction decoder has decoded
an instruction. The program counter cycle time of this ver-
sion is close to the previous one.
Let us compare the synchronous version of the processor
with its asynchronous counterparts. Execution of each
instruction in the synchronous version takes two clock cycles
(four periods). Usually, the period involving computations in
the ALU dictates the clock period length for the whole
processor. However, when the ALU is small, as in this case,
its cycle time is less than that of the memory. Therefore, the
period involving memory operations will take more time. It
is reasonable to assume that this period takes up to 55 ns.
This value also includes the time needed for address decod-
ing and for latching the data in a register. This brings the
average instruction execution time to at least 220 ns, which
is close to the worst-case results obtained for the asynchro-
nous version when it executes one type of instruction.
Obviously, the ability to save time while dealing with faster
instructions results in a reduction of the average instruction
execution time of the asynchronous processor.
Hardware synthesis
The process of obtaining the implementation for the
processor’s model consists of first transforming the specifi-
cation and then translating it into the circuit implementation.
Net-level transformation. In this step we transform a
labeled Petri net with transitions labeled with module actions
into a labeled Petri net for translation into a circuit. Each
place in the high-level labeled Petri net is considered to be
an input of a module. There are two transformation types,
one to be applied to places with multiple input arcs and the
other for synchronizing transitions.
The first type is required because no two circuit modules
can have their outputs connected. In this case, we need to
introduce some control elements for merging the signals.
Each place represents a merge operation on its inputs. Since
this place is safe, as dictated by the hazard-free condition, an
XOR element can implement the merging operation.
In terms of the labeled Petri net, we introduce an explic-
it auxiliary transition that separates the merging operation
from the modules’ inputs. All inputs will arrive mutually
exclusive in time, and the output will signal each such event.
Sometimes, complex XOR elements with more than two
inputs may not be available in the element library. We then
refine the places with multiple input arcs into a treelike seg-
ment of a labeled Petri net. Then, each place has no more
than two input arcs. An event on any of the inputs of such
a segment will be forwarded to the output.
The second transformation is required because each mod-
ule itself cannot synchronize requests. Modules have only
one request input for each operation. As a result, all syn-
chronizations need additional control logic. In this case, we
introduce additional transitions that correspond to extra ele-
ments that synchronize the inputs.
Figure 6 shows examples of both types of labeled Petri
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Figure 6. Translations of Petri net segments into asynchronous circuit elements:
3 · 1 decision-wait (a) and XOR and C, a Muller C (b).
.
net transformations. Each place of
the labeled Petri net corresponding
to a module has only one input arc.
Circuit synthesis. The labeled
Petri net is now translated into an
asynchronous circuit with a transla-
tion method based on Patil’s work.12
It uses the close correspondence
between the event-driven semantics
of a two-phase micropipeline con-
trol logic13 and that of labeled Petri
nets.
During the design process, we
made sure that all transitions corre-
sponding to one operational module
working in different modes are not
mutually concurrent. Therefore, all
such transitions are translated into
this module together with a corre-
sponding number of inputs and out-
puts. Transitions introduced for
merging inputs translate into XOR
elements. Synchronizing transitions
that are not in conflict with any other
transitions translate into Muller C ele-
ments,12 also called join elements.10
By using the persistency relations
between transitions, we can identify
a unique choice (as structural conflict
with no dynamic conflict). A unique-
choice structure translates into a deci-
sion-wait element, which functions
as a generalized C element. The use
of a decision-wait element, as
opposed to a collection of C ele-
ments, is necessary because there is
no guarantee that the signal phases
being synchronized will be the same.
This may happen, for example, when
synchronizing a request for latching
a new instruction in the instruction
register and an acknowledgment
from another module. If a two-word
instruction executes before or after a
one-word instruction, one phase of
synchronization is skipped for the
instruction register and used to acti-
vate another register.
All other choice structures between
transitions that represent the control
logic translate into arbitration mod-
ules for resolving the conflict. Figure
7 shows the resulting circuit. Note
that the accumulator uses one signal
to acknowledge the latching of data
from memory and the ALU. The
heavy lines in the figure show the
data path.
Another example is the circuit for
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Figure 7. Straightforward AMP implementation. (C indicates the Muller C element.)
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Figure 8. Implementation of decoupled versions of a processor with an arbiter.
.
the third version, as shown in Figure 8. Transitions preced-
ing MARr and MARw are in dynamic conflict; in the imple-
mentation we translate this structure into an RGD arbiter.14
At this point, we arrive at an implementation for each par-
ticular design. We can more accurately estimate the perfor-
mance of each implementation by taking into account the
control logic delays. We can also estimate other properties
such as area and power consumption. However, these issues
are outside the scope of this article.
OUR METHOD OF DESIGNING an asynchronous
processor using Petri nets leads to an implementation by
refining a labeled Petri net specification, initially in very
abstract terms. It allows analysis of the behavior specified
by the labeled Petri net and the relations between transi-
tions, which makes this approach even more flexible.
Performance estimates take place at the specification level,
well before reaching the circuit implementation stage. This
allows designers to address certain bottlenecks at an earlier
design stage, and thus improve the resulting circuit.
We plan to continue investigation of our transformation
technique for converting the specification of the labeled Petri
net into a circuit by means of a mechanical process.
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